(1)
Prerana N Gour; Dr. Gurudev Zalki. A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI. JSRT 2026, 4, 15-19.