Prerana N Gour and Dr. Gurudev Zalki (2026) “A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI”, Journal of Scientific Research and Technology, 4(2), pp. 15–19. Available at: https://jsrtjournal.com/index.php/JSRT/article/view/413 (Accessed: 22 October 2026).