Prerana N Gour and Dr. Gurudev Zalki, “A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI”, JSRT, vol. 4, no. 2, pp. 15–19, Feb. 2026.